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A TIMECODER FOR NEUTRON TIME-OF-FLIGHT EXPERIMENTS 
1. DESIGN CONSIDERATIONS 
In o rde r to make efficient us£ of m e m o r y s torage in neutron t i m e -
of-flight exper iments the channelwidth is increased when flight 
t ime i nc r ea se s , keeping the neutron energy resolution about constant. 
Neutron energies of severa l MeV's down to 0. 025 eV corresponding 
to flight t imes of 0. 5 /us up to 45 m s on a 100 m e t e r flight path, 
have to be analysed and stored in a 12 bit (409 6 channels) mem ory . 
To meet the above mentioned requ i rements the t imecoder should 
have 8 zones within one measu remen t cycle, where it should be 
possible to mult iply the basic channelwidth with a factor of 1 to 99. 
One or more of these zones could be zones without in teres t ing events, 
where s torage has to be inhibited (Fig. 1 and 2). The minimum 
channelwidth de te rmines the resolut ion and as special equipment 
is available for higher resolut ion measu remen t s 40 ns is to be 
considered as sufficient at the CBNM Linac. 
P rec i s ion and stabili ty of this basic channelwidth have to be bet ter 
than 10" 5 a figure being determined by the timing uncer ta in ty at 
the neutron source . A normal quartz c rys ta l in the clock osci l la tor 
mee t s these r equ i r emen t s . 
Differential l inear i ty of the coder should be bet ter than 1%. This 
implies that the channels should be of equal width. Careful lay-out 
and decoupling of the phasing c i rcui ts for the T Q - and Τ -s ignals 
will keep the threshold of these c i rcui t s constant and no timing 
e r r o r s will occur . 
As severa l operat ions such as opening and closing of m e a s u r e m e n t 
zones, readout of addres s sca ler e t c . , have to be performed within 
one clock period fast switching elements should be used. MECL II 
c i rcui t s with a propagation delay of 2 - 9 ns will be suitable. 
2. REALISED SPECIFICATIONS 
Channelwidth: 40 ns , 
P rec i s ion : 5.10 
Stability: 1. 10"6 
Differential l inear i ty : 0. 5% 
Number of zones: 8 
Minimum zone length: 400 ns 
Deadtime: 280 ns 
Maximum range: 320 m s 
Output: 12 bits and 4 routing bi ts . 
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3. SIMPLIFIED LOGIC DIAGRAM (Fig. 3) 
Under normal working conditions there a r e 2 inputs; a TQ­s ignal 
which s t a r t s the t imecoder p rogram and a Τ ­signal being the 
event of which the t ime T n ­ T 0 has to be coded. A third input 
(Pre t r igger ) can eventually be used as a safety rese t . 
At the a r r i va l of the p re t r igger , r e se t OS 1 is fired rese t t ing 
the following c i rcu i t s : T 0 F F , zone sca ler , CW counter, ZL 
counter and address sca le r . It should be noticed that the zone 
sca le r is r e se t to position 111, which is decoded and the f i rs t 
group of digitswitches is selected by the level adapter . 
A group of digitswitches consis ts of: 
1. A sign switch, which indicates whether events should be r e ­
corded (+ - "ZD) or not (­ = ZD) in the concerning zone. 
2. Two decades indicating the channelwidth multiplication 
factor. 
3. Four decades indicating the zone length in number of 
channels. 
The r e se t pulse passing through OR gate 1 t r ans fe r s ZD or ZD 
into the ZDFF and the channelwidth multiplication fac tor into 
the CW r e g i s t e r . 
After the r e se t pulse has occur red a pulse is generated by the 
circui t called "Shaping" and through OR gate 2 the zone length 
is t r ans f e r r ed into the zone length counter by AND gate 3. 
Also a clock pulse is fed to the zone sca ler , causing i ts pos i ­
tion change to 000 and the second group of digitswitches is 
selected. 
At the same t ime the channelwidth from the channelwidth 
r eg i s t e r is t r ans fe r r ed into the channelwidth counter by AND 
gate 5. When Τ a r r i v e s the flip­flop T Q FF is set. Next the 
output of Τ F F is brought in phase with the clock in such a 
way, that the clock gates 6 and 7 a r e opened just inbetween 
two clock pu lses . This phasing is done in TQFFTD, which is 
a tunneldiode flip­flop. A MECL II flip­flop, giving a tu rn­on 
delay up to 30 ns for small overlap between set and clock 
pulse, cannot be used for this purpose, as the t r iggerde lay 
should be l e s s than half a clock period (20 ns) . 
The CW counter, a BCD downcounter, is driven now by clock 
pulses and every t ime the counter a r r i v e s at position 00 one 
clock pulse is fed through overflow gate 8. This overflow 
per forms the th ree following functions: 
1. The channelwidth multiplication factor which is still in the 
CW reg i s t e r is t r ans fe r r ed again in the CW counter. 
2. The address sca le r is driven with clock pulses by gate 9, 
when events should be recorded in the f i rs t zòne. 
3. The ZL counter is driven by clock gate 6. 
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The ZL counter is a 4 decade BCD downcounter. When this 
counter r eaches position 0000, an overflow is generated, 
which t r ans fe r s through gate 2 the length of zone 2 into the 
ZL counter. At the same t ime the channelwidth mul t ip l ica­
tion factor and the information "Zone Dead" or "Zone Dead" 
for zone 2 a r e t r ans f e r r ed into the CW reg i s t e r and ZDFF. 
The zone sca le r advances to position 001 selecting digitswitch 
group 3. 
The propagation delay in zone sca le r - decoder - level adapter 
insures that this advance in selection does not occur too ea r ly 
and l imi ts at the same t ime the minimum zone length to 400 ns . 
This p roces s goes on until the las t zone is reached, selected 
by the digitswitch "Number of Zones" , which enables gate 11. 
The next overflow of the ZL counter f i res r e se t OS 2, which 
closes the t rans fe r gate 12 and at the same t ime t r igge r s 
r e se t OS 1. The p rogram which was selected on the digit-
switches is ended and the coder r e tu rns to i ts original s ta te . 
The three bit output of the zone sca le r can be used as routing 
inputs for the addres s r eg i s t e r , so that every coded event 
is accompanied by the number of the zone in -which the event 
occur red . 
The events of which the flight t ime have to be m e a s u r e d ( T n - T ) 
enter through gate 13, which is normal ly open. 
The T n flip-flop is set by the leading edge of this signal and 
further phased with the clock in such a way, that the t rans fe r 
gate 12 opens inbetween two clock pu lses . T n F F and TQFFTD 
a r e self rese t t ing after 40 ns . 
If the event falls in a zone in which it should be reg i s t e red , 
the t ransfe r gate i s enabled by the level Zone Dead. 
The t ransfer flip-flop is set, which on i ts turn closes the 
t ransfe r gate and the input gate 13 through OR gate 14. 
The single output pulse of the t ransfe r gate s t robes the a d d r e s s 
r eg i s t e r , which takes i ts b inary coded t ime information from 
the address sca le r . 
The address sca le r i s read in flight inbetween two clock pu lses . 
The state of the t ransfe r flip-flop indicates that the coder is 
ready. 
The output adapter or buffer s tore sequencially reads the 
add re s s and genera tes a r e se t . This r e s e t signal r e s e t s the 
t ransfe r flip-flop and at the same t ime keeps the input gate 
13 closed. The t rai l ing edge of the r e se t signal at the output 
of gate 14 is slowed down by a capaci tor . Input gate 13 opens 
slowly. If at this t ime an input signal would be present , the 
output r i s e t ime of gate 13 is too slow to t r igger the Τ f l ip-
flop. In this way reg is t ra t ion of an event having false timing 
is prevented. 
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4. CIRCUIT DESCRIPTION 
4 . 1 . Clock osci l la tor (Fig. 4) 
The clock osci l la tor is a 25 MHz overtone osci l la tor (l) con-
structed with l / 4 MCI 010. Capacitors C, and C¿ a r e giving 
a cer ta in rat io between clock-up t ime and clock-down t ime 
for the two outputs, assur ing proper timing in the CW counter 
and phasing flip-flops. 
4 . 2 . CW counter (Fig. 4 and Fig . 9) 
The CW counter is a p rogrammable two decade BCD down 
counter (2) constructed with J-K flip-flops of the type MCI01 3. 
The dividing factor (1 to 99) can be set into the counter from 
the r eg i s t e r 4E-4H. When clock gate 6Da is open (T F F is t rue) 
clock pulses a r r i v e from 6D-6. 
Overflows of the l eas t significant digit a re detected by gate 8F , 
the output of which se rves as the clock input for the preceding 
decade. Gate 8FIL detects the overflow of this decade. If an 
overflow occurs the clock line is inhibited and at the same t ime 
gate 8E is enabled at input 10. 
F u r t h e r m o r e gate 8E gives an output when the leas t significant 
decade a r r i v e s at position 0001. Its clock line is inhibited and 
gate oD-tø is opened with delay, caused by RQ and the gate input 
capacitance. 
The next clock pulse, occurr ing at the t ime at which the contents 
of the whole sca le r would be zero , is passing through and t r a n s -
fers the contents of the CW reg i s t e r again into the sca le r . These 
cycles continue Until clock gate 6D c loses . 
The f irst stage of the sca le r (6F) has double s teer ing, as it 
does not r e tu rn to zero , which is the case for the other s tages . 
When data a r e t r ans fe r r ed into the sca ler , spurious pulses can 
occur at the clock line of the second decade, caused by differences 
in propagation delay in the scaler s tages . The clock line is de-
coupled with 82 pf to suppress these pu lses . 
The r e s e t line, which is distr ibuted throughout the coder, en te rs 
through a low pass filter, to improve the noise immunity. 
Before a measu remen t cycle s t a r t s the information of the CW 
reg i s t e r is t r ans f e r r ed into the CW counter by signal JB} 
As the S and R input of the J-K flip-flop (MCI013) do not 
always dominate the J-K inputs, the clock l ines have to be 
kept high during setting and reset t ing. When not, some decades 
s tar t oscillating during this action, resul t ing in a faulty sca ler 
contents. 
The clock l ines a r e kept high by the gates 6C during these act ions. 
The CW counter has two overflow outputs. One at gate 5C-6 serving 
as the clock input for the ZL counter and one at gate óD^-13 s e r -
ving as the input for the addres s sca le r . The la t ter being gated 
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(wired AND) by the output of the Zone Dead flip­flop (ZDFF). 
The ZDFF is driven with delay from another flip­flop for 
proper timing. The outputs Gated Clock and ZD are respecti­
vely used as clock input and enable input of the transfer gate. 
Level TQFF opens the clock gates at the beginning of a mea­
surement cycle. 
4. 3. ZL counter (Fig. 5 and Fig. 9) 
The ZL counter is a 5 decade BCD down counter and is built up 
in the same way as the CW counter. 
The output pulse QU appearing at gate 5D­6 after the trailing 
edge of the reset pulse transfers through gate 5C the contents 
of the first group of digitswitches, indicating the zone length. 
The ZL counter has the following outputs: 
1. FST BIN, which is the output of the first counter stage and 
used for monitoring as discussed later. 
2. ZONE OFLO, with functions: 
a. Transfer of the sign (ZD or ZD) of the digitswitch into the 
Ζ D flip­flop. 
b. Advance of the zone scaler. 
c. Termination of the measurement cycle if the selected 
number of zones is reached. 
3. XFER CW, appearing just before the end of a zone, which 
transfers the channel width of the next zone into the CW 
register. 
Several lines on the printed circuit board are longer than 7 cm, 
what causes ringing after transients. To damp these oscilla­
tions the longer lines are terminated with a voltage divider of 
2 χ 220 Ω between supply voltage and ground. 
This method gives rise to a decreased noise immunity as the 
gate output voltags swing decreases. In practice however no 
problems occurred in connection with this effect. 
4.4. Address & Phasing 1 (Fig. 6) 
The zone counter consists of a three stage binary counter, 
constructed with J­K flip­flops. Its outputs are decoded and 
these are amplified by 8 identical level adapters (T, and T?) 
to levels between GND and ­5V. These outputs serve as the 
selection level of the 8 groups of digitswitches. 
As the BCD outputs of the digitswitches are diode OR­ed it 
is not possible to select the switches with the MECLII level, 
because of the diode voltage drop. 
The negative start pulse for the coder (T ) enters through 
level adapter T¿4 and sets flip­flop 6F. 
Δ ^ · VEE­(Vdl+Vd2) _ . . . A current 1 ­ π » ■ u = 3. 3 mA is switched into Re. R^9 
Ke+K69 
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the tunneldiode. (Re is the internal emi t ter r e s i s t o r of 6F, 
being 1K5). If now a clock pulse occurs , or was a l ready 
presen t from 6E-11 , a cur ren t of 3 mA is added and the tun-
neldiode switches to its high s tate . 
When flip-flop 6F is rese t , the tunneldiode r e s e t s at the 
same t ime because it has voltage drive for positive t r a n s i -
tions of the preceding flip-flop. The diode D 1 adds ~ 0 .75 V 
to the tunneldiode voltage and brings i t just to MECLII leve ls . 
The width of the clock pulse is l e s s than 20 ns , so that the 
t ime j i t ter on the phased signal is l e s s than 20 ns with respec t 
to the clock. This fact allows the clock gates of the CW coun-
te r to be opened just inbetween two clock pulses by the signal 
T 0 F F . 
The used phasing method which is the same for the events (T ) 
causes t r iangular t ime channels with a width of 40 ns on half 
height. When the channel width multiplication factor i s g rea te r 
than 1 the t ime channels have a trapezoidal shape. 
The output of the T n flip-flop (T n FF) is fed through a s e r i e s 
of 4 inve r t e r s (6C), acting as a delay, in o rder to obtain the 
proper phase relat ion with the clock at gate 6D-1 . 
The r e s e t signal which enters at IB is at TTL levels and 
adapted to MECLII levels by T^o. The r e se t input signal at 
gate 6A-4 is slowed down to such an extent that the output 
of gate 6A-6 has a r i s e t ime of 40 ns , when an input (T ) was 
present during rese t t ing . 
The drive at the set input of T n F F is insufficient and r e g i s t r a -
tion of an input signal having no proper timing is prevented. 
If an event has to be r eg i s t e red the f i rs t clock pulse pa s se s 
through gate 6D a (for conditions: TnFF."ZTJ. RESET. XFERFF) 
and sets the t ransfe r flip-flop, which on i ts turn c loses gate 
6D a and the input gate of T n F F . Res i s to r R40> together with 
the gate input capacitance is acting as a delay, in o rde r to 
keep gate 6D a open, long enough to have a whole clock pulse 
passing through. This single pulse t r ans f e r s the contents of 
the addres s sca ler into the output r e g i s t e r . 
The r e s e t one shot (3) which t e rmina tes the measu remen t 
cycle consis ts of gate 6E a and oD^. It is enabled by the 
level from digitswitch "NO OF ZONES" (DSg ) and is f ired 
by the zone overflow. Enabling occurs also when the con-
cerning digitswitch is in position 8 during the r e s e t cycle 
of the coder . As the zone overflow is p resen t at the t rai l ing 
edge of the r e se t signal the gating level T F F is n e c e s s a r y 
to prevent firing at this t ime . 
The address and phasing 1 circui t has three outputs for 
external use : 
1. READY, a level which indicates that coding of an event 
has taken place and the output address is available. 
2. ZI (zone of in teres t ) , a level which is only present 
during the t ime that events have to be accepted. 
3. PR (program), a signal for monitoring on an osc i l -
loscope , showing the t imecoder p r o g r a m during every 
m e a s u r e m e n t cycle. 
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4. 5. Address fa Phasing 2 (Fig. 7) 
The address sca ler is a twelve bit synchronous binary counter 
constructed with J-K flip-flops of the type MCI 01 3. Coupling 
between the groups of s tages is done with clock gates of the 
type MCI 023, keeping the propagation delay of the J-K con­
ditions to a minimum, (tpd MC1013 + 3.tpd MCI 023 = 15 ns) . 
The signal XFER ADDR, ar r iv ing between address sca le r 
contents n and n+1 t r ans fe r s the address n into the addres s 
r eg i s t e r 5A - 3A, composed of D flip-flops. On the command 
READ the information appears on the output l ines in DTL 
leve l s . 
The address r eg i s t e r contains 4 bits which can be used ei ther 
for routing purposes (switches on external) or for indication 
of the zone address (switches on internal . 
The re se t signal for the t imecoder is del ivered by the one 
shot IH and distr ibuted to all counters . 
The input PT (pretr igger) is an external r e se t input, 
which may serve as a safety rese t , preceding every s ta r t 
pulse<T0). 
5. CONCLUSIONS 
Par t i t ion of t ime-of-fl ight spec t ra in different zones with 
different channel width can be done in the t imecoder itself. 
The quantity of hardware is considerably reduced, compared 
with sys tems where coding is done f i rs t in a coder and p a r t i ­
tion and channelwidth multiplication in a conditioner (4). 
In high frequency logic c i rcu i t ry like the he re descr ibed 
t imecoder MECLII integrated c i rcui ts have proved to be 
a t t rac t ive building blocks. Due to the low propagation delay 
there a re l i t t le or no timing problems encountered, what 
allows rela t ively simple and straight forward logic design. 
F o r pr ints of a reasonable size ( t imecoder: 170 χ 280 mm) 
double-sided printed c i rcui t s can be used, if the supply 
ground is connected to the integrated c i rcui ts by a str ipl ine 
(see fig. 9) . 
Ringing on long signal l ines causes a problem, which can be 
solved ei ther by para l le l r e s i s t o r s or by s e r i e s r e s i s t o r s (5). 
The f i rs t method has the disadvantage of decreased noise 
immunity, the second one causes a significant inc rease in 
connections on the printed circui t board. 
Several t imecoders of the type he re descr ibed have been 
constructed and a r e operating to complete satisfaction. 
- 12 -
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Fig . 8: Frontview of the t imecoder , equipped with a 4 word buffer memory . 
Spare slots a r e available for input or output e lec t ron ics . 
.F ig .9 : The CW & ZL counter. 

Sí.'aawjsfli'finTnr 
kñw' mÊmmm 
NOTICE TO THE READER 
scientific and technical reports published by the Commission 
the European Communities are announced in the monthly 
iodical "euro-abstracts". For subscription (1 year: B.Fr. 1025) 
free specimen copies please write to: 
'IHjrajjff 
of the European Communities 
P.O. Box 1003 
Luxembourg 1 
(Grand-Duchy of Luxembourg) 
I _ 
J Ä ; a-Maffia 
©111'«Ι»;-lil« It'lli 
íi ipíll iJfÉlli l 
^sfetí 
TMT'4^ 
TSMtói'!iBn 
ai i l 
ïSwi? 
IRP1 w 
Affi 
SALES OFFICES 
ie of All reports published by the Commission of the European Comm listed below, at the prices given on the back of the front cover. When ordering, specify clearly the 
EUR number and the title of the report which are shown on the front cover. 
H ' t i l l 
OFFICE FOR OFFICIAL PUBLICATIONS 
OF THE EUROPEAN COMMUNITIES 
P.O. Box 1003 ­ Luxembourg 1 
(Compte chèque postal N° 191­90) 
Β Ε Ι Κ 
BELGIQUE — BELGIË 
